Mentor Graphics Announces Nucleus OS and EDGE (Eclipse) Developer Suite for the IBM Cell Broadband Engine Processor
WILSONVILLE , Ore., August 23, 2007 - Mentor Graphics Corporation (NASDAQ: MENT) today announced a joint collaboration with IBM on the targeting and porting of Mentor’s Nucleus® operating system (OS) and EDGE™ Developer Suite for the IBM Cell Broadband Engine™ (Cell/B.E.) processor, initially targeting IBM BladeCenter servers. This marks the availability of the first full-featured real-time OS port for Cell/B.E. with integrated Eclipse tools and MAJIC® multicore JTAG target connections.

The Mentor Graphics products included in this collaboration are all of the Nucleus OS components, the EDGE Developer Suite based on Eclipse, and the EDGE MAJIC JTAG probe--each with specific extensions and features supporting Cell/B.E.

The Nucleus OS is a feature-rich and time-tested real-time embedded operating system, deployed in billions of embedded products, ranging from medical to avionics to consumer products and communications devices for over 4,000 customers worldwide.  Configured with robust security framework and with extensive support for communications applications, the Nucleus product leads the industry in efficient OS platforms.

Based on the Eclipse framework, Mentor’s EDGE Developer Suite represents a state-of-the-art environment for embedded open systems development and complements IBM’s major contributions to the Eclipse ecosystem. The EDGE MAJIC JTAG probe completes the tools-to-targets connection for hardware-assisted debug, incorporating Cell/B.E specific features and functionality.

“With the adoption of the Cell/B.E. technology in high-performance embedded applications for aerospace and defense, medical imaging and other areas, Mentor’s integrated tooling framework provides designers a predictable path to success,” said Hina Y. Shah, director of Cell/B.E. Ecosystem Development for IBM. “The Mentor Graphics Nucleus OS and the EDGE Developer Suite are key additions to our portfolio of tools for the Cell/B.E. developer community.”

“The Cell/B.E. processor is a revolutionary approach to powering compute-intensive applications.  Mentor’s EDGE Developer Suite provides multi-core debugging for the Cell’s PowerPC core and eight sub-processors while the Nucleus OS is the engine for execution control and scheduling for the entire architecture.  Mentor’s unmatched expertise in debug management, both at the software level and JTAG hardware level, brings the most advanced software development environment to the Cell,” said Neil Henderson, general manager, Mentor Graphics’ Embedded Systems Division.  “This is the first time that a real time OS framework has been applied to the capabilities of the Cell Broadband Engine processor and platforms.  By leveraging the lean Nucleus OS architecture and real-time scheduling capabilities, developers will be able to extract maximum performance from their high-powered devices.”
About Mentor Graphics

Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about US-Dollar 800 million and employs approximately 4,250 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/
 
 
 
» Siemens EDA
» Presse Informationen
» Presse-Information
Datum: 23.08.2007 11:40
Nummer: 24/07
» Kontakt
Mentor Graphics (Deutschland) GmbH
Arnulfstr. 201
80634 München
Contact: Gabriele Tremmel Blomberg
Tel.: +49 (0)89/ 570 96-0
Fax: +49 (0)89/ 570 96-400
www.mentor.com/germany/
» Kontakt Agentur
MEXPERTS AG
Trimburgstr. 2
81249 Muenchen
Contacts:
Rolf Bach / Peter Gramenz
Fon.:  +49 (0)89/ 89 73 61-0
Fax  +49 (0)89/ 89 73 61-29
peter.gramenz@mexperts.de
www.mexperts.de
» Weitere Meldungen
13.05.2026 11:00
Siemens präsentiert KI-gestützte Charakterisierung von Bibliotheksmodellen zur Beschleunigung des Halbleiterdesigns

12.05.2026 12:30
Hardwaregestützte Verifizierung von Siemens validiert die AGI-CPU von Arm für skalierbare agentenbasierte KI

12.05.2026 10:30
Siemens erschließt der europäischen Elektronikindustrie durch das Projekt „EuroCDP“ (European Chips Design Platform) der Chips JU den Zugang zu EDA-Software

09.04.2026 15:15
Siemens beschleunigt Verifizierung von KI-Chips mit NVIDIA-Technologie auf Billionen von Zyklen

27.02.2026 15:15
Siemens beschleunigt das Design und die Verifizierung integrierter Schaltungen mit agentischer KI in Questa One