

Introducing: The Calibre nm Platform and Calibre nmDRC





Joe Sawicki

VP and GM, Design to Silicon Division



June/July 2006

Mentor
Graphics®

Yield Issues in Nanometer Technologies




Parametric




The Wonderful and Frightening World of Physical Verification and DFM

Additional DFM Rules




Total Geometric Shape Count




Design Size
(Geometry Count)

Rules with 3 metal layers Additional metal rules
Total DRC rules


Basic DRC Rules




Computational Complexity




Computational Complexity



Computational Complexity






Design: Seeing through the Fog



Complexity Drives a Change From Rules to Models


- Major DFM capabilities are moving from a rules-based approach to a models-based approach

- Critical Area Analysis (CAA)
- Litho-friendly Design (LFD)




Increasing complexity and the rise in multiple issues will force this trend to continue.

Yesterday's Calibre Platform




The New Calibre nm Platform




Calibre nm Platform



Introducing Calibre nmDRC



Achieving Faster Turn Around Times (TAT)



Multiprocessing Environment




Calibre nmDRC

Performance Improvement

- Hyperscaling provides a dramatic speed up

Single CPU vs. Hyperscaling - Distributed




Calibre nmDRC

Performance Improvement - SMP

- Hyperscaling delivers improved TAT on existing CAPEX

- Extends life
- Supports a wide range of H/W platforms
- Does not *require* H/W investment




- Average improvement 1.9x

Calibre nmDRC


Performance Improvement - Distributed

- Hyperscaling provides fast TAT on distributed hardware




- Average improvement 2.9x
- 4 longest designs improved by 3.8x

Performance Scaling with Design Size



Performance insensitive to data volume

Calibre nmDRC: Drops Into Current CAD Environment Without Disruption



■ Benefits


- Realize new functionality and dramatic total cycle time improvement
- Maintain existing infrastructure
- Drop in, no risk

Calibre nmDRC

Dramatically Reduced Iteration Runtimes

■ Incremental DRC

- Highlight errors as identified
 - Begin debug immediately - before job completion
- Automatically identify changed regions
 - DB Diff
- Minimize subsequent runtimes
 - Stream-out only changed areas
 - Run only affected checks




Calibre nmDRC

Dramatically Reduced Iteration Runtimes

Traditional Serial DRC Verification



Calibre nmDRC: Dynamic Results Visualization and Incremental Verification



Calibre nmDRC

Modern Development Tools

Traditional SVRF Recommended Rule Metal1

```

METALL1.1.R#rra#b0.28 = INT amel >=0.256 ->0.28 ABUT >=0.90 OPPOSITE REGION
METALL1.1.R#rra#b0.30 = INT amel >=0.28 ->0.30 ABUT >=0.90 OPPOSITE REGION
METALL1.1.R#rra#b0.32 = INT amel >=0.30 ->0.32 ABUT >=0.90 OPPOSITE REGION
METALL1.1.R#rra#b0.28 (@ [Minimum METAL1 width >=0.256-0.28]
DFM ANALYZE METALL1.1.R#rra#b0.28 METALL1.1.R#rra#b0.30 METALL1.1.R#rra#b0.32 >=0
[(COUNT(METALL1.1.R#rra#b0.28)*1.0/AREA())]
RDB ONLY "yield.rdb"
)
METALL1.1.R#rra#b0.28_c (@ output RR yield prediction to RDB BY CELL
@ check: METALL1.1.R#rra
DFM ANALYZE METALL1.1.R#rra#b0.28 METALL1.1.R#rra#b0.30 METALL1.1.R#rra#b0.32 >=0 BY CELL NOPSEUDO
[(COUNT(METALL1.1.R#rra#b0.28)*1.0/AREA())]
RDB ONLY "yield.rdb"
)
METALL1.1.R#rra#b0.28_ {(@ [Minimum METAL1 width >=0.256-0.28]
COPY METALL1.1.R#rra#b0.28
)
METALL1.1.R#rra#b0.30 (@ [Minimum METAL1 width >=0.28-0.30]
DFM ANALYZE METALL1.1.R#rra#b0.28 METALL1.1.R#rra#b0.30 METALL1.1.R#rra#b0.32 >=0
[(COUNT(METALL1.1.R#rra#b0.30)*0.8/AREA())]
RDB ONLY "yield.rdb"
)
METALL1.1.R#rra#b0.30_c (@ output RR yield prediction to RDB BY CELL
@ check: METALL1.1.R#rra
DFM ANALYZE METALL1.1.R#rra#b0.28 METALL1.1.R#rra#b0.30 METALL1.1.R#rra#b0.32 >=0 BY CELL NOPSEUDO
[(COUNT(METALL1.1.R#rra#b0.30)*0.8/AREA())]
RDB ONLY "yield.rdb"
)
METALL1.1.R#rra#b0.30_ {(@ [Minimum METAL1 width >=0.28-0.30]
COPY METALL1.1.R#rra#b0.30
)
METALL1.1.R#rra#b0.32 (@ [Minimum METAL1 width >=0.30-0.32]
DFM ANALYZE METALL1.1.R#rra#b0.28 METALL1.1.R#rra#b0.30 METALL1.1.R#rra#b0.32 >=0
[(COUNT(METALL1.1.R#rra#b0.32)*0.6/AREA())]
RDB ONLY "yield.rdb"
)
METALL1.1.R#rra#b0.32_c (@ output RR yield prediction to RDB BY CELL
@ check: METALL1.1.R#rra
DFM ANALYZE METALL1.1.R#rra#b0.28 METALL1.1.R#rra#b0.30 METALL1.1.R#rra#b0.32 >=0 BY CELL NOPSEUDO
[(COUNT(METALL1.1.R#rra#b0.32)*0.6/AREA())]
RDB ONLY "yield.rdb"
)
METALL1.1.R#rra#b0.32_ {(@ [Minimum METAL1 width >=0.30-0.32]
COPY METALL1.1.R#rra#b0.32
)
METALL1.1.R#rra#b0.32 (@ [Minimum METAL1 width]
DFM ANALYZE METALL1.1.R#rra#b0.28 METALL1.1.R#rra#b0.30 METALL1.1.R#rra#b0.32 >=0
[(COUNT(METALL1.1.R#rra#b0.28)*1.0+(COUNT(METALL1.1.R#rra#b0.30)*0.8)+(COUNT(METALL1.1.R#rra#b0.32)*0.6)/AREA())]
RDB ONLY "yield.rdb"
)
METALL1.1.R#rra#b0.32_c (@ output RR yield prediction to RDB BY CELL
@ check: METALL1.1.R#rra
DFM ANALYZE METALL1.1.R#rra#b0.28 METALL1.1.R#rra#b0.30 METALL1.1.R#rra#b0.32 >=0 BY CELL NOPSEUDO
[(COUNT(METALL1.1.R#rra#b0.28)*1.0+(COUNT(METALL1.1.R#rra#b0.30)*0.8)+(COUNT(METALL1.1.R#rra#b0.32)*0.6)/AREA())]
RDB ONLY "yield.rdb"
)

```

Repeat For Metal2 through Metal9
Total Lines of SVRF Code = 509

Calibre TVF Recommended Rule Metal1

```


set met111_bin {SLIST 0.256 0.28 0.30 0.32}
Create_RRA_SVRF METAL1.1.R {WID_MIN_L1 {amel1 ORTHO} "Minimum METAL1 width"} \
$met111_bin {DLIST 1.0 0.8 0.6} {USER $lambda/AREA())

```


Call Template = 2 lines of TVF Code
Library Template = 59 lines of TVF Code
Forloop all metals = 3 lines of TVF Code
Total lines of TVF Code = 64

- **High level programming language**
- **Simplifies the development and maintenance of advanced rule files**


Calibre Integrated into Design Platforms




Virtuoso Integration Example




BlastFusion Integration Example




Encounter Integration Example



OASIS: Tackling the Capacity Bottlenecks




**Original GDSII-to-OASIS
File Size Reduction Distribution**




Evaluation of 5000 customer GDSII vs OASIS data files!

Statistical Analysis Augments Simple Error Markers



Yield Analysis and Visualization




Model Based Verification: From DRC to nmDRC


Rule Based

Model Based


Random



Systematic




Parametric




Calibre YieldAnalyzer

Critical Area Analysis




Calibre LFD

Litho Variation Analysis



Calibre LVS/xRC/xL

Mfg Aware Silicon Modeling




Solving the WHOLE Cycle Time Issue

Classic Serial Verification



nmDRC Verification




Summary

- The Calibre nm Platform provides the industry's most robust platform for design to silicon in the DFM era
- With Calibre nmDRC we continue to provide best in class performance, improved total TAT and the design database integration required for nanometer design


Mentor Graphics®

www.mentor.com


Design Environment Integration: How It Works




Introducing the New Calibre nm Platform




Traditional DRC



Introducing Next Generation DRC Calibre nmDRC



Calibre nmDRC: Drops Into Current CAD Environment Without Disruption



Advantages of Calibre nmDRC

