Δ

D

# **Calibre nmDRC**



DRC has changed from the traditional pass/no pass compliance check to a comprehensive methodology that supports multiple analyses, increased performance and scaling, enhanced productivity, and improved cycle times.

# **Evolution of the Calibre Architecture**

The Calibre® core processing engine continually evolves to meet the demands of shrinking geometries and complex manufacturing methodologies. While traditional DRC methods of pass/no pass have served well for many years, simple compliance is no longer adequate to account for the variety and complexity of situations that occur in nanometer era processes.

To ensure high yields in nanometer process technologies, designers require new information and new levels of judgment that go beyond design rule checking to include statistical yield analysis. They need new ways to assess the quality of their designs in light of the more complex process constraints and larger process variations they now face.

Mentor Graphics has built upon the industry's production-leading Calibre architecture to create the 5th generation Calibre processing engine. **Calibre nm** advances the core technology to give designers comprehensive analysis capabilities, and faster run and cycle times. Through advanced DRC methods, scaling, performance and analysis, designers will be able to manage the hand-off to manufacturing in ways that result in a whole new level of productivity.

# **Key Product Benefits**

• **Comprehensive sign-off for nanometer designs,** accounting for both compliance and model-based physical verification.

SHE

E T

- Hyperscaling significantly improves runtimes and productivity gains, and offers advanced data processing options that make efficient use of existing multicore and distributed processing farms, and extends the useful life of existing capital equipment.
- Model-based verification enables comprehensive failure analysis in a single robust environment to determine location of the most significant yield improvement opportunities. Yield metrics are graded by issue, cell and window within the layout tool.
- Incremental verification allows designers to begin debugging within seconds rather than hours. "Real time" debugging reduces overall iteration and cycle time, making efficient use of the designer's time.
- Direct database read/write access provides back annotation of DFM data into design databases, including GDSII, OASIS, LEF/DEF, MilkyWay and OpenAccess. The OASIS stream file format reduces file size for faster read/write, facilitates file transfer and data storage.
- Calibre TVF rule file support significantly reduces code input, simplifying the development and maintenance of advanced rule files..



# Calibre nm Hyperscaling for Dramatic Runtime Improvement

With increasing size and complexity of designs, and the explosion of new rule checks required for the next technology node, the need for faster turnaround-time (TAT) is critical.

Calibre nm Hyperscaling extends Calibre's production-proven performance architecture to significantly increase scaling and reduce TAT. Calibre Hyperscaling runs in either central or distributed shared memory processor environments, such as 8-way Opteron or EM64T Linux boxes. Allowing continued use of existing equipment saves design teams additional capital expenditures.

Design verification is completed faster with existing hardware or can be further improved on new hardware, and fewer hardware resources are required. Cell block verification jobs can be run in parallel as multiple designers work to complete subsections of a design on the same hardware, which is tied together for full chip verification. Performance and TAT goals can be achieved or exceeded at a fraction of normal cost.

Hyperscaling also provides productivity improvements with no changes to current SVRF decks, protecting investments in deck development and staff expertise. SVRF decks created years ago, as well as the most advanced 45nm decks, run faster.

Calibre nmDRC Hyperscaling improves performance whether designers are working in 180nm designs or 45nm designs.



Calibre's new architecture enables a "hyperscaling" mode that improves scaling to as much as 40X on existing equipment and continues scaling out to 100 CPUs. Even on 8 CPUs, DRC runs have improved from 5x scalability to 8x. On 24-CPU machines, the scalability is still nearly linear, up to 23x. In the graphic above based on customer benchmarks of Calibre MTflex vs Calibre nmDRC with Hyperscaling, Hyperscaling has dramatic productivity gains, with 2X and greater runtime improvement.



Calibre nmDRC drops into the designer's current CAD environment without disruption or risk. Users can immediately realize new functionality and dramatic total cycle time improvement within existing infrastructure.



## Model-Based Verification for Critical Failure Analysis

Calibre nm brings a new, more comprehensive methodology to signoff. Model based verification offers designers a single robust environment that facilitates the analysis of both critical area and recommended rules. These capabilities address the key sources of yield loss: random and systematic design flaws. Designers can visualize the results of this model using graphical displays and datadriven tables to easily show how and where time should be spent to improve yield. This is done in the form of a Calibre design-for-manufacturing (DFM) deck, giving designers a natural transition from a 'golden' DRC deck to a 'golden' DFM deck.

Calibre nm extends the DRC SVRF language to provide manufacturing teams a method in which to communicate yield and yield modeling information to the designer. It determines the location of the most significant yield improvement opportunities, providing graded yield metrics by issue, cell, window, etc. Calibre nm assesses the weighted "greyscale" of features that fail to meet recommended rules, and assesses the weighted sensitivity to random particles using critical area analysis. It evaluates both in the same run deck and reviewing environment, giving the designer a format in which to understand trade-offs between the two analyses and to make decisions about enhancing the layout for yield improvement. Designers can focus on the flaws that will have the most impact, which improves both productivity and yield.



Calibre prioritizes critical area and recommended rule violations, combining the checks in a single viewing environment for analysis. This gives designers a full picture in which to understand design/yield tradeoffs and make informed choices.

#### **Database Direct Read**

Calibre is unique in that it reads all open data formats, including GDSII, OpenAccess, Milkyway, LEF/DEF, and OASIS. A single set of operations can be translated for all design environments, including different versions of software. The direct read function also eliminates the GDS stream out. Easily integrated into third party tools, the database interface automates layer mapping, backannotates DFM optimizations into the design database, and no longer requires significant disk space for holding the GDSII data for every iteration, thereby saving disk space. No additional layout tool is required for direct read.

## TVF

Tcl Verification Format (TVF) is a high-level, SVRF language preproccesor that drastically reduces the number of lines of code needed to execute a DRC run. This simplifies rule scripting and maintenance, and the need to change and validate every line of code. It supports Boolean expressions, conditional and looping flow controls, variables for layer names, procedural encapsulation, and mathematical functions in expressions.

Traditional SVRF
Recommended Rule Metal1
ACTALL LEARNING 31 - 1/FT-mail 2-1336 - 833 GBD T-8-98 CFTC91TCE CC104
METALLILIE ANNALISI - (NY MARK)- ALI ALI ALI AND TA-NE DY DEL TE REFERENCE
ACTOL 1.1 (Excepted 3) (E (An except ACTOL 1 + 24 (>+335-333)
i NETALI.I.Eennaki33_a) genera EE juli yeel waa na EGO OF C CLL Belanda AI ETA LI.I.Eenna
DEN GAGETER NEUTOLEH HERMAND 31 NEUTOLEH HERMAND IN NEUTOLEH HERMAND >+ 1 DE EELE VERS BOD   EED ANNEUTOLEH HERMAND 31 NEUTOLEH HERMAND IN NEUTOLEH HERMAND >+ 1 DE EELE VERS BOD 
//ETGL1.1.1EnnesH33_[]] (//annesH2ETGL1.nets >-8358-833) EEFT //ETGL1.1.1EnnesH33
ACTALIA I Concerta I (C) (Ale and an ACTALI - Anto > 1.33-0.14)
BPW 6/61732 NETALIJJERNING 33 NETALIJJERNING JENERALIJERNING JENERALIJERNING JENERALIJE
MCTALI.I.IEuronidial
■ 本山、ガビウムしたElema DFM のなんTEX したではしんはElemanded 33 METALLA (Elemanded 3) METALLA (Elemanded 3) >> 8 DF EELL (1973 CD DF
E000/1/2011.1.10.0000010113-0000101
UETALI.I.ExampleJ [] (Manuel METALI vala >-833-838) EETY METALI.I.ExampleJ
METALLI, LEENNEHJJ (2) (2) (20 mm m/L CTALL 1 min > 41 J = 41 J
оги оконствениетов изделението историливанието историливанието и от сели кото свор Десектристориливанието (утаковски) Посектристориливанието (утаковски)
NETALIAIE ANNO 12 [10   Anno 12 TALIAN ANN 2013] EEFT AETALIAIE ANNO 12
ACTACL.L. (Ennes) (2) (A series ACTACL (red))
BOODALE - Shqiriy 11 Coola yaqayaya sayayaya yayayaya yaqayaya yaqayaya yaqayayaya yaqayayayay
NCTOLIJIEnnes_s) = engen EE juli professore ECO OF CCLL ■ Amil: N CTOLIJIEnne
EGGENTE, Stephensen 331L, 134CeGeJ, Meterry Terrente 11 Meterry 121L, 134CeGeJ, Meterry 121L, 144CeGeJ NEGGeJ, Meterry 112, Meterry 1331L, 134CeGeJ, Meterry 111L, 134CeGeJ, Meterry 121L, 144CeGeJ BLM, 94CeLL2, Meterry 123, Meterry 133, Meterry 111L, 124CeGJ, 134CeGJ, 134
Repeat For Metal2 through Metal9
Total Lines of SVRF Code = 509

TVF drastically reduces lines of code for DRC runs. In this example of a recommended rule for prioritizing metal line widths, code is reduced from 509 lines of SVRF to just 64 lines of TVF code.





#### **Incremental Verification**

Incremental verification fundamentally changes the iteration process. In traditional methods, a designer must wait until the DRC run is completed before beginning the debug process. Incremental verification allows designers to begin debugging immediately during the run time, as soon as the first error is identified.

Calibre nm automatically identifies changed regions (shown in the graphic at right), reads only the changed areas and runs only the effected checks. Calibre nm also eliminates translation time, allowing further reduction of overall cycle time and giving designers the option of performing several run/debug cycles in a single day.



The graphic above illustrates how the iteration cycle is enhanced: The traditional six-hour DRC cycle time permits only one complete cycle in a day. It may afford enough time to get a second debug cycle started, but no more.

**Incremental DRC**, representative of all Calibre nm improvements (Hyperscaling, Incremental Verification and Direct Database Read), does not require translation, shortens iteration time through concurrent debugging and DRC runs, and improves productivity. The entire physical verification cycle can be completed in less than a day.



Calibre nmDRC identifies error regions, then reads only the changed areas, dramatically reducing cycle time.

### **The Calibre nm Platform**

The industry standard Calibre platform from Mentor Graphics offers a complete solution that bridges designto- manufacturing. It provides a data communication link crucial to improved yield and reliability in nanometer IC

designs. Fueled by a single, powerful polygon processing engine, the Calibre platform includes solutions for physical verification, parasitic extraction, resolution enhancement, mask data prep, litho-friendly design, and design for manufacturing.

Complete Calibre rule files and extensive coverage of the nanometer processes for DRC and DFM are available at a majority of the world's semiconductor foundries, including Chartered, IBM, Jazz Semiconductor, STMicroelectronics, TSMC, and UMC. Calibre is the physical verification standard used internally by Chartered, TSMC and UMC.

#### For information, articles and papers, visit www.mentor.com

Copyright © 2006 Mentor Graphics Corporation. Mentor Graphics and Calibre are registered trademarks of Mentor Graphics Corporation. All other trademarks mentioned in this document are trademarks of their respective owners.

Corporate Headquarters Mentor Graphics Corporation 8005 SW Boeckman Road Wilsonville, OR 97070-7777 Phone: 503-685-7000

Sales and Product Information Phone: 800-547-3000 503-685-8000 Silicon Valley Headquarters Mentor Graphics Corporation 1001 Ridder Park Drive San Jose, California 95131 USA Phone: 408-436-1500 Fax: 408-436-1501

North American Support Center Phone: 800-547-4303 Fax: 800-684-1795 Europe Headquarters Mentor Graphics Corporation Arnulfstrasse 201 80634 Munchen Germany Phone: 49 (0) 89 57096-0 Fax: 49 (0) 89 57096-400 Pacific Rim Headquarters Mentor Graphics (Taiwan) Room 1603, 16F International Trade Building No. 333, Section 1, Keelung Road Taipei, Taiwan, ROC Phone: 886-2-87252000 Fax: 886-2-27576027 Japan Headquarters Mentor Graphics Japan Co., Ltd. Gotenyama Hills 7-35, Kita-Shinagawa 4-chome Shinagawa-Ku, Tokyo 140 Japan Phone: 81-3-5488-3030 Fax: 81-3-5488-3021



06-2006 MGC 1025030-w